Abstract: We propose a method to model the wet etch process within the Shallow Trench Isolation (STI) module in the CMOS technology. To model a process is the first step in the design of a run to run ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results